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In this paper, a two dimensional analytical Surface Potential model for the triple material double gate 
(TMDG) junctionless-field effect transistor (JLFET) in sub-threshold region has been presented. The effect 
of source and drain depletion width has also been taken into account. We have solved two-dimensional 
Poisson’s equation for the Surface Potential. Then the centre potential and the electric field is also ob-
tained. We have calculated the surface potential for different channel lengths. All the modelled results are 
then compared with the simulated results of the 2D device simulator TCAD. 
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1. INTRODUCTION 
 
With the need of smaller dimension of the transistor 
for modern technology, the complexity of formation of 
abrupt source/drain junction with the channel, the leak-
age current, and short channel effects (SCEs) are in-
creasing. To deal with these problems the Junctionless 
Transistor (JLFET) is a suitable candidate in sub-
micron regime. The temperature performance and elec-
trical performances of Junctionless Transistor are dis-
cussed in [1], [2]. The Junctionless transistor has im-
proved short channel effects, low thermal budget and of 
course there is no need to form any source/drain junc-
tions, thus the complexity of fabrication is also reduced. 
But the junctionless transistor also comes to have lower 
carrier mobility which in effect reduces the current and 
the trans-conductance of junctionless transistor [3-5]. 
Meanwhile Dual material gate (DMG) structured 
devices has been studied in previous, Which has better 
carrier mobility, improved trans-conductance, improved 
Short Channel Effects (SCEs) over the single material 
gate devices [6-10]. Dual material gate has higher drain 
current, and there is a step in surface potential because 
of different work functions of gate, an enhanced electric 
field in the channel [6, 7]. The peak electric field near 
the drain is also reduced and a smaller peak arises near 
the source region, which provides more acceleration to 
mobile charge carrier (electrons), and hence increasing 
carrier velocity [6]. A surface potential based model of 
dual material double gate junctionless transistor is pre-
sented in [10]. 
Further improvement in the performance of junc-
tionless transistor can be achieved by using triple mate-
rial for gate. Triple Material Double Gate (TMDG) 
structure has been studied for MOSFET [11, 12] which 
shows improved short channel effects, better drain cur-
rent, transconductance. Triple Material Double Gate 
Structure is studied for JLFET in [13]. This shows bet-
ter transconductance, higher drain current, improved 
electric field and increase in gate bandwidth product. So 
far, no model has been proposed to model the surface 
potential of TMDG-JLFET. So in this paper, we propose 
the surface potential model for the same. The numerical 
solution is then compared with results of the 2D device 
simulator ATLAS. 
 
2. SURFACE POTENTIAL MODEL 
 
In this section the surface potential model for sub-
threshold region is presented. The device structure is 
shown in Fig. 1. In this L1, L2 and L3 are the lengths of 
gate with materials of work function ϕm1, ϕm2 and ϕm3 re-
spectively, tox is oxide thickness, tsi is silicon channel 
thickness. Total length of gate is L  L1 + L2 + L3 and L is 
90 nm. The material near the source is of highest work 
function, and the material near the drain is of lowest work 
function. We have taken the values for ϕm1, ϕm2 and ϕm3 as 
5.27, 4.9 and 4.7 respectively. The silicon channel and 
source/drain regions are doped with n-type impurity and 
have a concentration of         cm–3. The silicon thick-
ness and oxide thickness are 8nm and 2nm respectively. 
Two dimensional Poisson’s equation for the channel 
can be written as: 
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Where        represents the potential at any point 
(x,y) within the channel, ND is channel doping concen-
tration, V is the quassi fermi potential which is equal to 
built in potential,     is silicon dielectric constant and Vt 
is thermal voltage. 
K.K. Young has demonstrated in his paper [14] that 
the potential profile in vertical y-direction is parabolic. 
The solution of the Poisson’s equation has to be ob-
tained for different channel regions under gate materi-
als with work function ϕm1, ϕm2 and ϕm3. So the solution 
to the equation can be given as: 
 
       =      + ak1 ( ) + ak2( )    (2) 
 
Here k  1,2 and 3 for the regions under gate mate-
rials with work functions ϕm1, ϕm2 and ϕm3 respectively, 
       is the surface potential at    0. 
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Fig. 1 – Schematic view of TMDG-JLFET. The boundary con-
ditions for the device are as follows 
 
1. At the gate-oxide interface the electric field is 
continuous for all gate regions, and is given as: 
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Here      is applied gate voltage,      is flat band 
voltage of kth region,     is permittivity of oxide region 
and      is the thickness of oxide region.  
 
2. The potential within the channel is continuous. 
So the potential at the interface of two dissimilar 
metal is also continuous. Therefore 
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3. The electric flux is also continuous at the metal 
interfaces, which can be written as 
 
 
         
  
 
         
  
 (6) 
 
 
            
  
 
            
  
 (7) 
 
4. The potential at the source end is 
 
    (0)  V – 
     
 
    
 (8) 
 
Where dS represents the extra depletion taken into 
consideration for source region [15]. 
 
5. Similarly for the drain end the potential is  
 
                 = V + Vds – 
     
 
    
 (9) 
 
dD is extra depletion into Drain and Vds is drain to 
source voltage [15]. 
For the subthreshold region, i.e. for the applied gate 
voltage (Vgs) less than Threshold voltage (Vth), there is a 
completely depleted channel. So there are no free mobile 
charge carriers. Hence equation (1) can be written as 
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Moreover the electric field at the centre of the device 
is zero, because of the symmetry along the y-axis. 
Therefore 
 
 
              
  
 = 0 (11) 
 
Using the equations (3) and (11), we can find out the 
values of ak1 ( ) and ak2 ( ) 
 
 ak1 ( ) = 
                     
      
  (12) 
 
 ak2 ( ) = 
                     
         
  (13) 
 
Putting (12) and (13) in (2) we get 
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Now Putting (14) in (10), we get  
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Where 
 
 α = 
    
         
 (16) 
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Solution to the equation (14) can be given [8] 
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Where   √  and                          are Sur-
face Potentials for regions under gate material of work 
functions ϕm1, ϕm2 and ϕm3 respectively. 
 Values of constant A1, B1, A2, B2, A3 and B3 can be 
calculated by solving for boundary conditions (4)-(9) 
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Values of    and    can be calculated as [10] 
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3. CENTRAL POTENTIAL MODEL 
 
Equation (14) gives the potential within the channel. 
If we want to find the potential at the center of device, 
put         in (14). Therefore the center potential 
       for kth region under kth gate material is given as 
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Where 
 
     
   
   
  and      
   
   
   
 
The electric field within the channel along the x-axis 
can be obtained by differentiating the surface potential 
(18-20) with respect to x. The electric field Ek(x) for re-
gion under kth gate material is 
 
        
       
  
 (34) 
 
4. RESULTS AND DISCUSSION 
 
In this section we present the results of the model. 
The surface potential, centre potential and electric field 
are calculated along the channel. The modelled results 
are compared with the results of 2D device simulator 
ATLAS [16]. The Fermi-Dirac statistic model, drift-
diffusion model, field dependant mobility model are 
used for simulations. The workfunctions of gate materi-
als ϕm1, ϕm2 and ϕm3 as 5.27, 4.9 and 4.7 respectively. L1, 
L2 and L3 are the channel lengths for three gate materi-
als and are 30 nm each. The drain voltage (Vds) for all 
the cases is taken at 0 V. Fig. 2(a) and (b) shows the 
surface potential for an applied gate voltage – 0.1 V and 
0 V respectively. The model is in good agreement with 
the results of TCAD. There are three step profiles with-
in the channel and the potential near the source is lower 
than potential at the drain. This is because of the high 
workfunction of material near source. So the surface 
potential near the source is effectively screened from the 
drain potential because of two screen gates near drain. 
Fig. 3. Shows the centre potential for gate voltages -
0.2 V and – 0.1 V taken at        . Fig. 4 (a) and (b) 
shows the Electric Field along the channel (along x-
axis) at y  0. This shows the steps in the peak electric  
 
 
(a) 
 
 
(b) 
 
Fig. 2 – Surface potential for gate voltage (Vgs) (a) at – 0.1 V 
and (b) at 0 V 
 
 
 
Fig. 3 – Centre potential at gate voltage Vgs – 0.2 V and – 0.1 V  
 
(a) 
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(b) 
 
Fig. 4 – Electric Field along the channel for gate voltage Vgs 
(a) – 0.1 V and (b) 0 V 
 
 
Fig. 5 – Comparison of Electric Field of Dual Material Double 
Gate JLFET and TMDG-JLFET 
 
 
 
Fig. 6 – Comparison of DMDG-JLFET surface potential pro-
file with TMDG-JLFET surface potential 
 
 
 
Fig. 7 – Surface Potential for channel length 120 nm and dop-
ing concentration (ND) 1019 cm – 3 
 
field because of different materials used in gate. Fig. 5 
depicts the comparison of electric field of dual material 
double gate (DMDG) JLFET with the TMDG-JLFET. 
Here DMDG-JLFET is taken with channel length of 
90 nm and the material have workfunctions ϕm1, and 
ϕm2 as 5.27, and 4.9 respectively. Length of each gate 
portions is in ratio of 1 : 1. This is clear from the fig. 5. 
that peak electric field near the drain is lower for 
TMDG-JLFET than the electric field of DMDG-JLFET. 
Also there is one more peak electric field step near the 
source for TMDG-JLFET. 
In figure 6, the comparison of surface potential pro-
file of Dual Material Double Gate JLFET is given with 
the surface potential of the TMDG-JLFET. The channel 
length for DMDG-JLFET is also 90nm and the material 
have workfunctions ϕm1, and ϕm2 as 5.27, and 4.9 respec-
tively. The channel length (L1 and L2) for workfunctions 
ϕm1, and ϕm2 are 45nm each. In figure 7 the surface po-
tential is presented for a channel length of 120 nm. The 
ratio for different channel material is again 1:1:1. But 
the doping concentration for this case is taken to be 1019 
cm-3. Two profiles have been compared with simulated 
results from TCAD, at gate voltages of – 0.1 V and 0 V. 
 
5. CONCLUSION 
 
A two dimensional surface potential model is pre-
sented for Triple Material Double Gate JLFET for first 
time. We have seen the value of peak electric field near 
the drain is lower for the TMDG-JLFET structure than 
the DMDG-JLFET. Also the comparison between the 
surface potential of DMDG-JLFET and TMDG-JLFET 
is presented in the paper. 
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